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Due to the large cost involved in generating effective input vectors to test MOS circuits, finding 
ways to reduce this test vector generation cost is of considerable interest. In this paper, 
empirical results show the fault coverage obtained form MOS transistor-level fault simulation 
using randomly generated test inputs can be approximated by the fault coverage obtained using 
the test vectors generated from classical stuck-at-zero and stuck-at-one fault simulation on 
logic-gate-level circuits. Applying this results, an approach is presented to reduce the cost of 
test vector generation for MOS circuits. 
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Complete Abstract: 
Due to the large cost involved in generating effective input vectors to test MOS circuits, finding ways to 
reduce this test vector generation cost is of considerable interest. In this paper, empirical results show the 
fault coverage obtained form MOS transistor-level fault simulation using randomly generated test inputs 
can be approximated by the fault coverage obtained using the test vectors generated from classical 
stuck-at-zero and stuck-at-one fault simulation on logic-gate-level circuits. Applying this results, an 
approach is presented to reduce the cost of test vector generation for MOS circuits. 



























